

## Transmission electron microscopy studies of the bonded SiC-SiC interface

G. N. YUSHIN\*<sup>†</sup>, A. V. KVIT, Z. SITAR

North Carolina State University, Department of Materials Science and Engineering, Raleigh, NC, 27695, USA

E-mail: yushin@cbis.ece.drexel.edu

SiC is a promising material for high-power and high-temperature electronics due to its chemical inertness, high thermal conductivity ( $\sim 5 \text{ W cm}^{-1} \text{ K}^{-1}$ ), and wide band gap (2.4–3.3 eV, depending on the polytype). SiC diodes, field effect transistors, as well as bipolar homojunction transistors fabricated to date, showed that their performance exceeds even theoretical limits of Si and GaAs counterparts [1, 2]. Heterojunction devices can offer improved efficiency compared to the homojunction devices [3]. Koitzsch *et al.* suggested a wafer-bonding technique [4] to fabricate higher efficiency heterojunction devices using different SiC polytypes [5]. The interface obtained during bonding will determine the device operation. This work focuses on transmission electron microscopy (TEM) studies of the bonded SiC/SiC interfaces.

In all bonding experiments, on-axis Si-face (0001) SiC wafers (either 6H or 4H) obtained from Cree, Inc., were used. The root-mean-square (RMS) surface roughness of as-received SiC wafers was measured by atomic force microscopy (AFM) using a Digital Instruments D3000 microscope. These measurements revealed an RMS surface roughness of  $\sim 2 \text{ nm}$ , which is higher than the 0.5 nm limit required for room temperature bonding [4]. Fig. 1 shows an AFM image of a typical SiC surface. Dark lines in the image correspond to the polishing scratches.

The macroscopic surface roughness (waviness) of SiC wafers was studied on a Zygo GPI XP Laser Interferometer. Although the observed surface profile (Fig. 2) varied from wafer-to-wafer, the value for the peak-to-valley waviness was consistently 5–7  $\mu\text{m}$  for our  $12 \times 22 \text{ mm}^2$  samples. This is similar to the waviness of similarly sized Si samples, which was measured to be 3–6  $\mu\text{m}$ . This level of macroscopic flatness was found suitable for the well-established Si/Si (or Si/SiO<sub>2</sub>) wafer bonding and thus was not expected to create any major obstacles in bonding of SiC wafers.

To prepare particle-free samples for our bonding experiments, all wet cleaning procedures were performed in a class 100 clean-room environment. SiC samples were ultrasonically cleaned in BakerClean<sup>®</sup> solution for 10 min, in 10% hydrofluoric acid for 10 min, in BakerClean<sup>®</sup> solution for another 10 min, in deionized water for 1–3 min, and finally blow-dried with nitrogen. The final cleaning procedure was performed in a

UHV chamber with a base pressure of  $\sim 10^{-9}$  Torr. Inside this chamber, SiC samples were desorbed for several hours at 300–500 °C and for  $\sim 1 \text{ hr}$  at 1100 °C. The chemical analysis of the sample surface using *in-situ* X-Ray Photoelectron Spectroscopy confirmed the effectiveness of the employed cleaning procedure in removing native oxide. Results of the analysis are reported separately [6]. Minimization of the time between the wet and dry cleaning procedures was found to be favorable for effective removal of surface contaminants. Forbeaux *et al.* [7] observed graphitization of Si-terminated SiC under annealing in vacuum at temperatures above 1100 °C. Although we used similar procedure we did not observe any surface graphitization as confirmed by XPS [6]. All XPS experiments were conducted in an ultra high vacuum chamber (base pressure  $< 3 \times 10^{-10}$  Torr), equipped with a Clam II hemispherical electron analyzer. The AFM studies performed on the cleaned SiC samples did not reveal any changes in the surface topography.

UHV wafer bonding was performed in a custom-built, UHV bonding chamber, under a uniaxial stress of 20 MPa for a period of 15 hr in a temperature range of 800–1100 °C. Samples bonded at 1100 °C were analyzed using TEM. Standard preparation techniques were used for the preparation of XTEM samples: mechanical polishing to a thickness of 40  $\mu\text{m}$ , dimpling, and ion milling. A 200 kV field-emission TEM (JEOL 2010F) with an imaging filter (Gatan GIF) was used in these studies.

TEM images revealed the presence of an atomically abrupt interface between the bonded wafers without any visible intermediate layer between them. This indicated that the removal of SiO<sub>2</sub> was sufficient and suggested that the employed wafer cleaning procedure preserved the crystalline structure of the SiC surface. Figs 3–5 show high-resolution TEM images of SiC wafers bonded at 1100 °C. Occasionally, the interface contained thin (up to 2 nm in thickness) amorphous regions of less than 200 nm in length. These regions occupied less than 5% of the observed area and were not expected to significantly influence the macroscopic characteristics of the junction [6].

The bonded couples possessed various degrees of twist relative to each other about the *z*-axis (in other words, they were azimuthally misaligned). This

\*Author to whom all correspondence should be addressed.

<sup>†</sup> Present address: Drexel University, Department of Materials Science and Engineering, Philadelphia, PA, 19131, USA.




Figure 1 AFM surface analysis of a SiC wafer shows polishing scratches. Estimated RMS surface roughness is  $\sim 2$  nm.




Figure 2 SiC surface analysis by Interferometry. Estimated long range waviness is  $5\text{--}7$   $\mu\text{m}$ .





Figure 3 HRTEM image of 6H-SiC bonded to 6H-SiC at  $1100^\circ\text{C}$  (a). Relation of crystal axes between the SiC wafers with a schematic of the lattice structure (b).





Figure 4 HRTEM image of 6H-SiC bonded to 4H-SiC at  $1100^\circ\text{C}$  (a). Relation of crystal axes between these SiC wafers with a schematic of the lattice structure (b).





Figure 5 HRTEM image of 6H-SiC bonded to 4H-SiC at  $1100^\circ\text{C}$ ; 4H-SiC is  $\sim 2^\circ$  off the Zone Axis (a). Relation of crystal axes between the SiC wafers with a schematic of the lattice structure (b).

misalignment represents a twist boundary, which can be envisioned as a regular array of screw dislocations with Burger's vectors parallel to the plane of the boundary (see the book by W.T. Read [8]). The lattice parameters




Figure 6 TEM image of the strain field created at the bonded interface of a 6H-SiC/6H-SiC sample due to the azimuthal twist of  $\sim 0.3^\circ$  between the wafers.

of the wafers in the  $x$ - $y$  plane and the angle of the twist determine the spacing between the dislocations. The distance between dislocations was found to be in a reasonable (for a hexagonal system) agreement with the calculated values. For example, in case of 6H-SiC/6H-SiC wafers bonded with an azimuthal twist of  $\sim 0.3^\circ$ , the spacing between the most strained areas (presumably projections of screw dislocations) was found to be 20–60 nm (see Fig. 6) when observed in TEM along the  $\langle 11\bar{2}0 \rangle$  direction; this is in a relatively good agreement with the estimated spacing of  $\sim 30$  nm.

The two-beam images of the fused specimens clearly indicated an absence of threading dislocations. These dislocations would create a strain field that would appear as contrast fringes away from the interface. The absence of dislocations and planar defects emanating from the interface was a bit surprising for the described high temperature bonding process. Several factors might have helped to preserve the SiC crystalline quality: (1) due to the similarity of the coefficients of thermal ex-

pansion in 6H-SiC and 4H-SiC, thermal stress was minimized, (2) the applied mechanical stress was normal to the slip plane of SiC (basal plane), and (3) SiC has a high melting point (more than two times the processing temperature) and mechanical properties superior to those of Si and most other semiconductor materials.

In summary, commercially available SiC wafers with an RMS roughness of 2 nm were cleaned on the atomic level and successfully bonded in ultra high vacuum at 20 MPa of applied uniaxial pressure at temperatures as low as 800 °C. TEM studies revealed that wafer fusion enables fabrication of abrupt, atomically clean heterointerfaces using commercially available SiC wafers.

### Acknowledgments

This work was sponsored by the Office of Naval Research contract under the auspices of the MURI program: Grant No. N00014-98-1-0654. Authors acknowledge Prof. Robert Davis for providing SiC samples.

### References

1. PHILIP G. NEUDECK, in Proceedings of the IOP Conference Series, 1–6 Compound Semiconductors 1994, edited by H. Goronkin and U. Mishra (IOP Publishing, Bristol, UK, 1995) p. 141.
2. Progress Technology for Silicon Carbide Devices, edited by C.-M. Zetterling, (Institute of Electrical Engineers, London, UK, 2003).
3. S. M. SZE, "Physics of Semiconductor Devices, Second Edition" (Wiley-Interscience Publication, New York, 1981).
4. Q. Y. TONG and U. GÖSELE, "Semiconductor Wafer Bonding: Science and Technology" (Wiley-Interscience Publication, New York, 1999).
5. C. KOITZSCH, D. CONRAD, K. SCHEERSCHMIDT and U. GÖSELE, *J. Appl. Phys.* **88** (2000) 7104.
6. G. N. YUSHIN and Z. SITAR, *Appl. Phys. Lett.* **84**(20) (2004) 3993.
7. I. FORBEAUX, J.-M. THEMLIN, A. CHARRIER, F. THIBAUDAU and J.-M. DEBEVER, *Appl. Surf. Sci.* **162–163** (2000) 406.
8. W. T. READ, "Dislocations in Crystals" (McGraw-Hill Book Company, Inc., New York, USA, 1953).

Received 20 October 2004

and accepted 2 March 2005